기본 정보
연구 분야
프로젝트
논문
구성원
article|
인용수 3
·2023
A 2.5-GHz Dynamic Performance-Enhanced Nonlinear DAC-Based Direct-Digital Frequency Synthesizer in 65-nm CMOS Process
Dong-Hyun Yoon, Kwang‐Hyun Baek, Tony Tae-Hyoung Kim
IF 4.6IEEE Journal of Solid-State Circuits
초록

Direct-digital frequency synthesizers (DDSs) are highly attractive in wireless communications because of their fast frequency hopping characteristics. Generally, DDSs adopt truncation and thermometer decoding for high-frequency resolution and monotonicity, respectively. However, the truncation causes poor spectral purity due to periodical errors in phase accumulation. Also, the thermometer decoding scheme of digital-to-analog converter (DAC) requires many current sources, which creates large parasitic components and nonlinearity. This article presents several techniques for addressing the above challenges. First, a fixed-weight decoder (FWD) with an auxiliary DAC is proposed to remove the truncation spur in the phase accumulation. Since FWD controls the amplitude regardless of the phase, it removes the periodic errors without significant power increment. Second, the proposed tristate decoding scheme reduces the number of current sources to reduce timing mismatches and capacitances. Finally, a fine current source reusing technique is developed to reduce the number of current sources and power consumption. The proposed DDS was fabricated in a 65-nm CMOS technology. The worst spurious-free dynamic range (SFDR) is 57.35 dBc at 2.5 GHz with a power consumption of 104 mW. The measured figure of merit is 18 124 GHz <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX"></tex-math> </inline-formula> 2 <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX"></tex-math> </inline-formula> /W.

키워드
Spurious-free dynamic rangeIntegral nonlinearityCMOSTruncation (statistics)Differential nonlinearityElectronic engineeringDecoding methodsdBcComputer scienceAlgorithm
타입
article
IF / 인용수
4.6 / 3
게재 연도
2023

주식회사 디써클

대표 장재우,이윤구서울특별시 강남구 역삼로 169, 명우빌딩 2층 (TIPS타운 S2)대표 전화 0507-1312-6417이메일 info@rndcircle.io사업자등록번호 458-87-03380호스팅제공자 구글 클라우드 플랫폼(GCP)

© 2026 RnDcircle. All Rights Reserved.