기본 정보
연구 분야
프로젝트
논문
구성원
article|
인용수 0
·2026
A Middle-Capacitor-free Two-Stage 48V to 1-1.2V Converter using Fixed 0.5 Duty-Cycle Switched-Capacitor
Chan-Ho Lee, Hyun-Woo Jeong, Jeeyoung Shin, Woong Choi, Junwon Jeong, Sung-Wan Hong
IEEE Transactions on Power Electronics
초록

This paper proposes a 48V to 1-1.2V two-stage converter, consisting of a high-voltage (HV) switched-capacitor (SC) stage and a low-voltage (LV) buck converter stage. By fixing the duty-cycle (D) of the HV SC at 0.5, peak current in HV SC is optimized, minimizing conduction loss (PCON) in the HV SC. In addition, the continuous capacitor-current (IC) path in the LV stage enables removing a middle-capacitor and improves transient response. The proposed converter supports up to a 4A maximum load current and achieves peak efficiencies of 90.9% at output voltage (VO) of 1V and 92.1% at VO of 1.2V.

키워드
Control theory (sociology)Flyback converterConvertersVoltageCapacitorInductor
타입
article
IF / 인용수
- / 0
게재 연도
2026

주식회사 디써클

대표 장재우,이윤구서울특별시 강남구 역삼로 169, 명우빌딩 2층 (TIPS타운 S2)대표 전화 0507-1312-6417이메일 info@rndcircle.io사업자등록번호 458-87-03380호스팅제공자 구글 클라우드 플랫폼(GCP)

© 2026 RnDcircle. All Rights Reserved.