기본 정보
연구 분야
프로젝트
논문
구성원
article|
·
인용수 2
·2024
Layer and Length-Deviation Limit Aware Interposer Routing for Bend and Wirelength Minimization
Hyungjun Park, Byung‐In Kim, Dong Gu Choi, Hyunkyu Kim, Tae Wook Kang, You Jung Lee
IF 3IEEE Transactions on Components Packaging and Manufacturing Technology
초록

The advancement of 2.5-D integration technology has proven to be an efficient means of combining heterogeneous chiplets to achieve advanced design objectives. In the context of 2.5-D integration, especially in high-frequency systems, minimizing timing skew among multiple nets has become imperative. Considering this, the deviation of the wirelength for numerous nets must be constrained within tight bounds to ensure the optimal performance of 2.5-D systems. The interposer used in 2.5-D integration offers enhanced flexibility in octagonal wire routability and interlayer transitions; however, it introduces the challenge of minimizing routing bends to enhance both manufacturability and signal integrity. In our study, we first addressed an interposer routing problem, minimizing both wirelength and bends in octagonal routable interposer design, while adhering to constraints on the length-deviation limits among multiple nets. We formulated a mixed-integer linear programming (MILP) model by considering the requirements of the routing problem. However, the model has several challenges, and the routing problem is NP-hard, indicating that no exact polynomial time method may exist. Consequently, we proposed an efficient routing algorithm that utilizes an assignment heuristic and bidirectional shortest path merge technique. Our algorithm provides a near-optimal solution in terms of the total wirelength and number of bends within an acceptable computation time. As a result, a design task that would have taken a month to complete was finished in less than two days. Experiments on real-world test cases verified that the proposed algorithm consistently delivers satisfactory solutions.

키워드
MinificationLimit (mathematics)Routing (electronic design automation)InterposerComputer scienceReduction (mathematics)Network routingMathematical optimizationAlgorithmElectronic engineering
타입
article
IF / 인용수
3 / 2
게재 연도
2024

주식회사 디써클

대표 장재우,이윤구서울특별시 강남구 역삼로 169, 명우빌딩 2층 (TIPS타운 S2)대표 전화 0507-1312-6417이메일 info@rndcircle.io사업자등록번호 458-87-03380호스팅제공자 구글 클라우드 플랫폼(GCP)

© 2026 RnDcircle. All Rights Reserved.