RnDCircle Logo
이승광 연구실
단국대학교 사이버보안학과
이승광 교수
기본 정보
연구 분야
발행물
구성원

이승광 연구실

단국대학교 사이버보안학과 이승광 교수

이승광 연구실은 컴퓨터보안과 암호학을 중심으로 화이트박스 암호 구현, 내부 인코딩 및 부채널 대응 기술, 랜섬웨어와 암호 기능의 실시간 탐지, 결함 공격 방어, 그리고 양자 환경에서의 AES 구현 최적화 등 이론과 시스템을 아우르는 실용적 보안 연구를 수행하며, 특히 실제 소프트웨어 환경에서 안전성과 성능을 함께 만족하는 암호 구현 기술 개발에 강점을 지닌다.

대표 연구 분야
연구 영역 전체보기
암호 구현 보안과 화이트박스 암호 thumbnail
암호 구현 보안과 화이트박스 암호
주요 논문
5
논문 전체보기
1
article
|
인용수 3
·
2024
Balanced Encoding of Near-Zero Correlation for an AES Implementation
Seungkwang Lee, Jeong‐Nyeo Kim
IF 8
IEEE Transactions on Information Forensics and Security
Power analysis poses a significant threat to the security of cryptographic algorithms, as it can be leveraged to recover secret keys. While various software-based countermeasures exist to mitigate this non-invasive attack, they often involve a trade-off between time and space constraints. Techniques such as masking and shuffling, while effective, can noticeably impact execution speed and rely heavily on run-time random number generators. On the contrary, internally encoded implementations of block ciphers offer an alternative approach that does not rely on run-time random sources, but it comes with the drawback of requiring substantial memory space to accommodate lookup tables. Internal encoding, commonly employed in white-box cryptography, suffers from a significant security limitation as it does not effectively protect the secret key against statistical analysis. To overcome this weakness, this paper introduces a secure internal encoding method for an AES implementation. By addressing the root cause of vulnerabilities found in previous encoding methods, we propose a balanced encoding technique that aims to minimize the problematic correlation with key-dependent intermediate values. We analyze the potential weaknesses associated with the balanced encoding and present a method that utilizes complementary sets of lookup tables. In this approach, the size of the lookup tables is approximately 512KB, and the number of table lookups is 1,024. This is comparable to the table size of non-protected white-box AES-128 implementations, while requiring only half the number of lookups. By adopting this method, our aim is to introduce a non-masking technique that mitigates the vulnerability to statistical analysis present in existing internally-encoded AES implementations.
http://dx.doi.org/10.1109/tifs.2024.3420101
Computer science
Encoding (memory)
Correlation
Artificial intelligence
Mathematics
2
article
|
gold
·
인용수 9
·
2021
Table Redundancy Method for Protecting Against Fault Attacks
Seungkwang Lee, Nam-Su Jho, Myungchul Kim
IF 3.6
IEEE Access
Fault attacks (FA) intentionally inject some fault into the encryption process for analyzing a secret key based on faulty intermediate values or faulty ciphertexts. One of the easy ways for software-based countermeasures is to use time redundancy. However, existing methods can be broken by skipping comparison operations or by using non-uniform distributions of faulty intermediate values. In this paper, we propose a secure software-based redundancy, aptly named table redundancy, applying different linear and nonlinear transformations to redundant computations of table-based block cipher structures. To reduce the table size and the number of lookups, some outer tables that are not subjected to FA are shared, while the inner tables are protected by table redundancy. The basic idea is that different transformations protecting redundant computations are correctly decoded if the redundant outcomes are combined without faulty values. In addition, this recombination provides infective computations because a faulty byte is likely to propagate its error to adjacent bytes due to the use of 32-bit linear transformations. Our method also presents a stateful feature in the connection with detected faults and subsequent plaintexts for preventing iterative fault injection. We demonstrate the protection of AES-128 against FA and show a negligible advantage of FA.
https://doi.org/10.1109/access.2021.3092314
Computer science
Redundancy (engineering)
Byte
Block cipher
Ciphertext
Computation
Table (database)
Encryption
Stateful firewall
Algorithm
3
article
|
인용수 19
·
2021
Alternative Tower Field Construction for Quantum Implementation of the AES S-Box
Doyoung Chung, Seungkwang Lee, Dooho Choi, Jooyoung Lee
IF 3.8
IEEE Transactions on Computers
Grover’s search algorithm allows a quantum adversary to find a <inline-formula><tex-math notation="LaTeX">$k$</tex-math></inline-formula> -bit secret key of a block cipher by making O( <inline-formula><tex-math notation="LaTeX">$2^{k/2}$</tex-math></inline-formula> ) block cipher queries. Resistance of a block cipher to such an attack is evaluated by quantum resources required to implement Grover’s oracle for the target cipher. The quantum resources are typically estimated by the <inline-formula><tex-math notation="LaTeX">$\textit {T}$</tex-math></inline-formula> -depth of its circuit implementation and the number of qubits used by the circuit (width). Since the AES S-box is the only component which requires <inline-formula><tex-math notation="LaTeX">$\textit {T}$</tex-math></inline-formula> -gates in a quantum implementation of AES, recent research has put its focus on efficient implementation of the AES S-box. However, any efficient implementation with low <inline-formula><tex-math notation="LaTeX">$\textit {T}$</tex-math></inline-formula> -depth will not be practical in the real world without considering qubit consumption of the implementation. In this work, we propose three methods of trade-off between time and space for the quantum implementation of the AES S-box. In particular, one of our methods turns out to use the smallest number of qubits among the existing methods, significantly reducing its <inline-formula><tex-math notation="LaTeX">$\textit {T}$</tex-math></inline-formula> -depth.
https://doi.org/10.1109/tc.2021.3135759
Block cipher
Notation
Qubit
Mathematics
Cipher
Quantum
Arithmetic
Discrete mathematics
Computer science
Cryptography
최신 특허
특허 전체보기
상태출원연도과제명출원번호상세정보
공개2024전력 적응형 암호화 처리 장치 및 방법1020240125008-
전체 특허

전력 적응형 암호화 처리 장치 및 방법

상태
공개
출원연도
2024
출원번호
1020240125008