최재혁 교수 연구실
연구실 정보 수정하기
홈
기본 정보
연구 영역
발행물
구성원
발행물
논문
전체 논문
92
필터 설정하기
1
A 45-fsrms-Jitter, 144-to-162-GHz D-Band Frequency Synthesizer Using a Subsampling PLL and a Harmonic-Boosting Frequency Multiplier
S. Jung, J. Kim, J. Bang, J. Choi
IEEE RFIC Symposium, 2024
2
A 5.5μs-Calibration-Time, Low-Jitter and Compact-Area Fractional-N Digital PLL Using the Recursive Least Squares (RLS) Algorithm
S. Jang, M. Chae, H. Park, C. Hwang, J. Choi
IEEE International Solid-State Circuits Conference (ISSCC), 2024
3
A 76fsrms-Jitter and −65dBc-Fractional-Spur Fractional-N Sampling PLL Using a Nonlinearity-Replication Technique
Y. Shin, J. Lee, J. Kim, Y. Jo, J. Choi
IEEE International Solid-State Circuits Conference (ISSCC), 2024
4
A Wideband LO Generator for 5G FR1 Bands Using a Single LC-VCO-Based Subsampling PLL and a Ring-VCO-Based Fractional-Resolution Frequency Multiplier
Y. Jo, J. Kim, Y. Shin, H. Park, C. Hwang, Y. Lim, J. Choi
IEEE J. Solid-State Circuits (JSSC), 2023
5
A 12.8–15.0-GHz Low-Jitter Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancellation
J. Kim, Y. Jo, T. Seong, H. Park, Y. Lim, J. Choi
IEEE J. Solid-State Circuits (JSSC), 2023
6
A Sub-50-fs RMS jitter, 103.5-GHz Fundamental-Sampling PLL with an Extended Loop Bandwidth
J. Bang, S. Jung, J. Kim, S. Park, J. Choi
IEEE Solid-State Circuits Letters (SSC-L), 2023
7
A 122fsrms-Jitter and -60dBc-Reference-Spur 12.24GHz MDLL with a 102-Multiplication Factor Using a Power-Gating Technique
Y. Cho, J. Lee, S. Park, S. Yoo, J. Choi
IEEE Symp. VLSI Circuits Dig., 2023
8
A 0.009mm2, 6.5mW, 6.2b-ENOB 2.5GS/s Flash-and-VCO-Based Subranging ADC Using a
J. Lee, Y. Cho, J. Kim, J. Choi
IEEE Unknown, 2023
9
A 0.009mm2, 6.5mW, 6.2b-ENOB 2.5GS/s Flash-and-VCO-Based Subranging ADC Using a Resistor-Ladder-Based Residue Shifter
J. Lee, Y. Cho, J. Kim, J. Choi
IEEE Custom Integrated Circuits Conference (CICC), 2023
10
A 264−287GHz, −2.5dBm Output Power, and −92dBc/Hz 1MHz-Phase Noise CMOS Signal Source Adopting a 75fsrms Jitter D-Band Cascaded Sub-Sampling PLL
B. Moon, S. Lee, J. Choi
IEEE International Solid-State Circuits Conference (ISSCC), 2023
1
2
3
4
5
6
7
8
9
10