발행물
컨퍼런스
ICEIC 2025
2025
,
CNN Accelerator using 3D-stacked RRAM Array
A Hybrid Memory Device Combined with NAND Flash and DRAM
Stochastic Spiking Neuron with Controllable Probability for SNNs
An ADC-Free CMOS Neuron Based on Page Buffer
Capacitive Coupling-based Compute-In Memory Macro for Matrix-Vector Multiplication