RnDCircle Logo
arrow left icon

INTELLIGENT CIRCUIT AND SYSTEM (ICS) DESIGN LAB

인하대학교 본교(제1캠퍼스) 반도체시스템공학과

변경수 교수

THz RF Circuit System Application Design

Machine Learning Circuit System Designs

Low-Power Biomedical Microsystem Design

발행물

전체 논문

71

31

An Energy-Efficient Mobile Memory I/O Interface Using Simultaneous Bidirectional Multilevel Dual-Band Signaling
M. Jalalifar, G. Byun
IEEE Transactions on Circuits and Systems II (TCAS-II), 2016

32

A Current-Reused QVCO Using Transformer Feedback Structure
M. Jalalifar, G. Byun
IEEE Microwave and Wireless Components Letters (MWCL), 2016

33

A Wide Range CMOS Temperature Sensor with Process Variation Compensation for On-Chip Monitoring
M. Jalalifar, G. Byun
IEEE Sensors Journal (SJ), 2016

34

Design of a Varactor-Based Coupling QVCO Using Bulk-Injection Technique
M. Jalalifar, G. Byun
Analog Integrated Circuits and Signal Processing (AICSP), 2016

35

A 14.4Gb/s/pin 230fJ/b/pin/mm Multi-Level RF-Interconnect for Global Network-on-Chip Communication
M. Jalalifar, G. Byun
IEEE Asian Solid-State Circuits Conference (ASSCC), 2016

36

High-speed 3D CMOS Interconnect for Mobile DRAMs
G. Byun
IEEE International SOC Design Conference, 2016

37

Energy-efficient 3D Mobile Memory Interface for Mobile Computing Devices
G. Byun
IEEE US-Korea Conference on Science, Technology, and Entrepreneurship, 2016

38

Energy-efficient Clock Distribution Network for 3D-stacked Mobile Devices
G. Byun
IEEE Collaborative Conference on 3D & Materials Research, 2016

39

Design of a Ku-Band Transformer-Based Cross-Coupled Complementary LC-VCO
M. Jalalifar, G. Byun
IET Electronics Letters (EL), 2015

40

A Low-Power 4-PAM transceiver using a Dual-Sampling Technique for Heterogeneous Latency Sensitive Network-on-Chip
G. Byun, M. Navidi
IEEE Transactions on Circuits and Systems II (TCAS-II), 2015