발행물

논문
특허
컨퍼런스

전체 논문

20

11

A 40-nm CMOS 7-b 32-GS/s SAR ADC With Background Channel Mismatch Calibration
Jo, Dong-Shin, Sung, Ba-Ro-Saim, Kim, Woo-Cheol, Ryu, Seung-Tak, Seo, Min-Jae
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020

12

A Reference-Free Temperature-Dependency-Compensating Readout Scheme for Phase-Change Memory Using Flash-ADC-Configured Sense Amplifiers
Kim, Mi-Young, Shin, Min-Chul, Kang, Seok-Joon, Yoon, Jung-Hyuk, Kim, Taek-Seung, Ryu, Seung-Tak, Jin, Dong-Hwan, Kwon, Ji-Wook, Seo, Min-Jae
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019

13

A Reusable Code-Based SAR ADC Design With CDAC Compiler and Synthesizable Analog Building Blocks
Roh, Yi-Ju, Chang, Dong-Jin, Kim, Wan, Kim, Ye-Dam, Ryu, Seung-Tak, Seo, Min-Jae
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018

14

A 18.5 nW 12-bit 1-kS/s Reset-Energy Saving SAR ADC for Bio-Signal Acquisition in 0.18-mu m CMOS
Jin, Dong-Hwan, Kim, Ye-Dam, Hwang, Sun-Il, Kim, Jong-Pal, Ryu, Seung-Tak, Seo, Min-Jae
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018

15

A 65-nm CMOS 6-Bit 20 GS/s Time-Interleaved DAC With Full-Binary Sub-DACs
Kim, Si-Nai, Kim, Woo-Cheol, Ryu, Seung-Tak, Seo, Min-Jae
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018

16

A 4.2-mW 10-MHz BW 74.4-dB SNDR Continuous-Time Delta-Sigma Modulator With SAR-Assisted Digital-Domain Noise Coupling
Jang, Il-Hoon, Cho, Sang-Hyun, Lee, Jae-Keun, Baek, Seung-Yeob, Kwon, Sunwoo, Choi, Michael, Ko, Hyung-Jong, Ryu, Seung-Tak, Seo, Min-Jae
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018

17

A 65 nm 0.08-to-680 MHz Low-Power Synthesizable MDLL With Nested-Delay Cell and Background Static Phase Offset Calibration
Hong, Hyeok-Ki, Ryu, Seung-Tak, Chang, Dong-Jin, Seo, Min-Jae
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018

18

A 2.7-M Pixels 64-mW CMOS Image Sensor With Multicolumn-Parallel Noise-Shaping SAR ADCs
Hwang, Sun-Il, Chung, Jae-Hyun, Kim, Hyeon-June, Jang, Il-Hoon, Cho, Sang-Hyun, Kang, Heewon, Kwon, Minho, Ryu, Seung-Tak, Seo, Min-Jae
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018

19

Normalized-Full-Scale-Referencing Digital-Domain Linearity Calibration for SAR ADC
Chang, Dong-Jin, Kim, Wan, Hong, Hyeok-Ki, Ryu, Seung-Tak, Seo, Min-Jae
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017

20

A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI- SAR) ADC
Kim, Wan, Hong, Hyeok-Ki, Roh, Yi-Ju, Kang, Hyun-Wook, Hwang, Sun-Il, Jo, Dong-Shin, Chang, Dong-Jin, Ryu, Seung-Tak, Seo, Min-Jae
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016