Doping-Optimized Back-illuminated Single-Photon Avalanche Diode in Stacked 40 nm CIS Technology Achieving 60% PDP at 905 nm
Park, E., Ha, W.-Y., Eom, D., Ahn, D.-H., An, H., Yi, S., Kim, K.-D., Kim, J., Woo-Young Choi,, Lee, M.-J.
Digest of Technical Papers - Symposium on VLSI Technology, 202306