MICS_direction.jpg

MICS_direction.png

MICS_research_english.pdf

MICS_research_intro.pdf

MICS_research_korean.pdf

MICS_sponsors.png

XMODEL

XMODEL is an extension to SystemVerilog simulators including Synopsys VCS, MentorGraphics ModelSim and Cadence NC-Verilog that enables accurate functional modeling and fast simulation of analog/mixed-signal systems. For high-speed links, XMODEL also provides powerful statistical simulation capability that can estimate extremely low bit-error rate (BER) of 10^-12 within a few minutes. XMODEL is now a commercial tool with a richer set of features and professional technical support. For more information, please visit http://www.scianalog.com.

chip_40g_tx.jpg

xmodel_eye.jpg