발행물
컨퍼런스
IEEE Workshop on Signal Processing Systems (SiPS2010)
2010
,
100GB/S two-iteration concatenated BCH decoder architecture for optical communications
2010 International Conference on Electronics, information and communication
16-channel three-parallel Reed-Solomon based FEC architecture for 100Gb/s optical communications
2010년 SoC학술대회
광통신시스템을 위한 고속 저복잡 이중처리 BCH 복호기 구조
28th International Conference on Consumer Electronics 2010
High throughput four-parallel RS decoder architecture for 60GHz mmWAVE WPAN systems
International Symposium on Integrated Circuits (ISIC2009)
2009
High-speed low-complexity folded degree-computationless modified euclidean algorithm architecture for RS decoders