CMOS Sequential Logic Configuration for an Edge-Triggered Flip-Flop

Delay-Locked Loop Clock Generator

CMOS Skewed Static Logic (S2L) and Method of Synthesis