In Proc. of International Symposium on Low Power Electronics and Design (ISLPED 2007), Portland, Oregon, August 27-29, 2007. (An earlier version of this paper was presented at the Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI), Feb 2007.)
2007
2007
,
A Reusability-Aware Cache Memory Sharing Technique for High-Performance Low-Power CMPs with Private L2 Caches