발행물

논문
특허
컨퍼런스

전체 논문

22

11

A 65-nm CMOS 6-bit 2.5-GS/s 7.5-mW 8x Time-Domain Interpolating Flash ADC With Sequential Slope-Matching Offset Calibration
D.-R. Oh, J.-I. Kim, D.-S. Jo, W.-C. Kim, D.-J. C., S.-T. Ryu*
IEEE J. Solid-State Circuits (JSSC), 2019

12

Power-efficient flash ADC with complementary voltage-to-time converter
D.-R. Oh, D.-S. Jo, K.-J. Moon, Y.-J. Roh, S.-T. Ryu*
IET Electronics Letters (EL), 2017

13

A 65 nm CMOS 7b 2 GS/s 20.7 mW Flash ADC With Cascaded Latch Interpolation
J.-I. Kim, D.-R. Oh, D.-S. Jo, B.-R.-S. Sung, S.-T. Ryu*
IEEE J. Solid-State Circuits (JSSC), 2015

14

A 6 bits 10？MS/s SAR ADC with multi-conversion dynamic amplifier
오동렬, 이재강
IEICE ELECTRONICS EXPRESS, 2025

15

Loop-Unrolled SAR ADC With Complementary Voltage-to-Time Converters
오상원, 황현기, 김영승, 오동렬, 김다연
ELECTRONICS LETTERS, 2025

16

Power-efficient 4-bit 40-MS/s Time-domain 2-times Interpolating Flash ADC Using Complementary Latching Technique
김범진, 오동렬
INTERNATIONAL JOURNAL ON ADVANCED SCIENCE, ENGINEERING AND INFORMATION TECHNOLOGY, 2024

17

A 1.5-MHz BW 81.2-dB SNDR Dual-Residue Pipeline ADC With a Fully Dynamic Noise-Shaping Interpolating-SAR ADC
오동렬
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024

18

An 8-Bit 1-GS/s Asynchronous Loop-Unrolled SAR-Flash ADC With Complementary Dynamic Amplifiers in 28-nm CMOS
Oh Dong-Ryeol, Moon Kyoung-Jun, Lim Won-Mook, Kim Ye-Dam, An Eun-Ji, Ryu Seung-Tak
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021

19

A 28-nm CMOS 12-Bit 250-MS/s Voltage-Current-Time Domain 3-Stage Pipelined ADC
Moon Kyoung-Jun, Oh Dong-Ryeol, Choi Michael, Ryu Seung-Tak
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020

20

A 65-nm CMOS 6-bit 2.5-GS/s 7.5-mW 8x Time-Domain Interpolating Flash ADC With Sequential Slope-Matching Offset Calibration
Oh Dong-Ryeol, Chang Dong-Jin, Jo Dong-Shin, Kim Jong-In, Kim Woo-Cheol, Ryu Seung-Tak
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019