A 65 nm CMOS 7b 2 GS/s 20.7 mW Flash ADC With Cascaded Latch Interpolation

Two-rank Decimation Technique for High-speed Time-interleaved Analog-to-digital Converters